Abstract-This paper describes how to design the output filter of a pulsewidth-modulation inverter used in an uninterruptible power supply. Several constraints apply to this design: physical limitations of all material and components, output waveform quality, losses, cost, etc. All models used in the design process are described: semiconductor, inductor and capacitor losses, cost, total harmonic distortion, short-circuit behavior, etc. Input parameters are control law, switching frequency, inductor design parameters (number of turns and magnetic circuit), and capacitor values. Based on these design models, optimization is carried out, and cost-losses tradeoff curves are deduced. Two power levels (30 and 300 kVA) are taken as design example, with the same models, in order to show the robustness of the method.
Eon, Eoff
Turn-on and turn-off switching energies (semiconductor).
Eswitching(t)
Switching energy. N sc Number of semiconductors. I_ min(t), I_ max(t) Minimum and maximum current envelopes. Irms RMS value of the inverter current.
d(t)
Duty cycle of the PWM inverter. Ce DC-bus input capacitor.
I. INTRODUCTION
A. Paper Objectives P OWER electronics design is still a task that requires highly experienced engineers, particularly in the highpower range, where a poor design leads to either cost explosion or converter failure. The main problem is the multiple impacts of all design parameters on several aspects of the design. Higher switching frequency reduces the volume of passive elements, but in the same time increases losses, dropping the efficiency. Moreover, it can lead to unacceptable loss density in the L/C components, or a too high junction temperature in the semiconductors. Considering the impact of all parameters together is mandatory to achieve an optimal design, since a system optimum is not reached for the components optimized separately. To account for all constraints in the same time, optimization methodology has to be employed. In this paper, the output filter of a 30-300 kVA three-phase PWM inverter is taken as example.
B. Design Constraints
UPS are based on a PWM inverter part, associated with a low-pass filter. The high quality of the output waveform implies a very constrained design of this L-C filter. Furthermore, all losses in the power conversion are to be reduced, to increase efficiency and therefore, enhance the UPS batteries autonomy. On the other hand, the cost must obviously be maintained at a reasonable level. When starting to design the inverter associated with its output filter, many degrees of freedom are available: the modulation strategy, the switching frequency, the capacitances, and the inductance values. For this latter component, its custom design appears as a crucial point: choice of material, turns number, magnetic circuit size, and geometry. The various constraints to be considered are:
1) limitations on the components (maximal losses in the semiconductors, capacitors, inductor, maximal performances of the materials, etc.);
2) voltage THD limited to 3% on R, L load, 5% on nonlinear load (RCD); 3) voltage drop across inductor L must not avoid to reach 230 V rms output voltage, for a given dc bus input voltage; 4) load short-circuit capability. Objective function may be either cost or efficiency. Therefore, models must be developed to compute all cost and losses. Two different inverter topologies have been studied, in order to investigate different modulation strategies (three-level or bipolar), which generate different waveforms on the inductor: inverter leg or NPC topology, shown in Fig. 1 . In order to verify the models, two different power ranges have been chosen for each topology: 10 and 100 kVA per phase. 
C. Design Methodology
The method presented in this paper intends to start from the converter requirements only, and to propose a set of design parameters, in order to obtain the best converter, meeting all requirements and satisfying all constraints on each individual component.
The problem lies then in the definition of the "best converter." Usually, several design objectives can be used, but they are often opposing: The best efficiency can be obtained using oversized components or high-quality materials but at prohibitive cost. On the other hand, low-cost designs are rarely efficient. In fact, the designer is confronted to a tradeoff between several objectives.
Multiobjective optimization is known as a tricky problem. Several ways exist to address it [1] . 1) Transforming a multiobjective problem into a single objective one, using the penalty method: Weights are affected to each objective, and the global objective is the weighted sum of all elementary goals. The main drawback of this method is that the optimization result obviously depends on the chosen weight, and that there is no clear method to choose them. The designer can thus overcharge one objective, and has no idea on the impact on the final design. 2) Pareto analysis proposes a tradeoff study between all elementary objectives. The Pareto front does not give a single optimization result, but sums up the best compromises between several goals. The engineer can thus select among these points, the one which corresponds to his goal.
In this paper, the impact of the output filter design on both cost and efficiency of the UPS is studied. Therefore, we chose the Pareto analysis to obtain the cost-losses tradeoff curves.
The number of design parameters in this simple example may appear to be small: since the L-C filter must reject the switching frequency f , only L, C, and f should be tuned. However, since the design criteria account for many technological effects, as cost and losses, the simple values of L and C are obviously not sufficient to describe the whole problem. Section II will show the various methods used to account for the different aspects in the modeling of the different components.
To achieve the optimization, all equations describing the converter behavior and all constraints are evaluated simultaneously, and all constraints checked. Thus, no hypotheses are made, contrary to a sequential design, where the designer experience is necessary to determine, for instance, the switching frequency at first, then the inductance and the capacitance, satisfying all usual requirements. The global approach proposed here allows a better exploration of all possible solutions and finding the optimal one.
Having defined the design problem with an objective function (cost or efficiency) to be minimized, parameters and constraints, several solving methods may be used. The choice of a suitable optimization algorithm is closely linked to the model formulation. Specific methods-either stochastic or deterministic-have been developed to handle all kind of situations. Furthermore, dedicated algorithms must be selected for constrained problems.
For power electronics designers, many usual models use discrete parameters, and thus, the most popular solution is to use stochastic algorithms, very often genetic algorithms [2] - [5] , even if some deterministic solutions can be proposed. However, one of the most powerful methods to minimize an objective function in a wide space of solutions with many constraints is the gradient family [6] .
Power electronics converter design is generally such a problem with a large solution space and many constraints. Therefore, we chose to adapt the models to this method. It imposes to provide derivable models for all functions used in the modeling (constraints and objective function), and also to consider the validity domain of all proposed functions, since the space of solution is wide, and all models must give physical results for any set of parameters. Physical component models, detailed in Section II, are supplemented by database from manufacturers regarding available component ranges and customized materials cost. On the other hand, all models are working under real waveforms, refer, for example, to Fig. 2 , conditions and constraints issued from analytical description of the converter operation and its specification. A full flowchart of the optimization process is shown in Fig. 3 .
II. COMPONENT MODELS
We have selected the most representative models to provide a good understanding of the modeling principles (data interpolation, complex waveform simplification, temporal and frequency domain, etc.). Since the UPS standard apply generally to three types of loads RL, RC, and RCD load (representing the majority of the nonlinear loads) all models have been developed to account for these different cases. Transients, like inrush currents of the no-load transformers, are not considered at this stage of converter conception. 
A. Capacitor Model
For the capacitor, the cost and losses have to be modeled. Two technologies have been considered: electrolytic capacitors, applied on the dc bus, and polypropylene film ones on the ac side. The main useful parameters for optimization are the capacitor value and the ESR. Two different approaches have been tested to obtain these values, a complete analytical model, based on the geometry of a capacitor and its physical layer structure (Fig. 4) , and manufacturer data interpolation (Fig. 5 ).
The analytical model allows a correct prediction of C and ESR (including skin effect and correction factor for proximity one). It is based on concentric cylinder approximation. The starting point is the coaxial cable well-known formula
where R_in and R_out are the inner and outer diameter of the coaxial cylinders, respectively, and Length is the cylinders length.
The total capacitance is simply the results of the parallel association of all capacitances between two successive layers, if all couplings between nonsuccessive layers are neglected. The R_in and R_out parameters change from one layer to the other, whereas Length is constant.
For the computation of the resistance, high-frequency effects in the metallization are considered using the following formula, obtained from semi-infinite sheets [7] :
Rdc and Rac are the dc and ac resistance value of the considered metallization, respectively. δ is the skin depth at the considered frequency, and R is the radius of the considered layer. An additional parameter, kc allows accounting for additional phenomena, such as proximity effects between layers. Its value has been chosen for a known capacitor, in comparison with experimental results, and validated for other components of the same technology.
Material properties (dielectric permittivity, losses) are also accounted and included in the model, by the dielectric loss angle tan δ [8] . The total ESR is thus Fig. 4 shows that this analytical modeling is accurate. Unfortunately, it implies a large number of summations across all component layers, what leads to increased computation times. Therefore, a second method, based on discrete interpolation has been preferred.
Manufacturer data have been interpolated to obtain the cost as a function of capacitance and voltage rated values. Voltage ranges appear like a parameter, as industrially only discrete values are available, for instance 2 × 400 V on dc bus and 230 V at the output side. Similar approach has been retained for max rms current, as a function of capacitance, and the ESR. Simple analytical functions are thus available to compute ESR, Irms_ max and cost as a function of capacitance C. Thermal model is not implemented, but thermal limitation is taken into account with a maximum fundamental and ripple high-frequency rms current (refer to Fig. 5) .
B. Inductor Model
Contrary to capacitors, an inductor must be completely designed, accounting for saturation and losses, and cannot be found as a single component in a datasheet. The description of an inductor, taken for the optimization purposes, is generic with turns number, conductor section, core section and its magnetic length, including database of nonlinear magnetic materials, as shown in Fig. 6 . Among all phenomena, which must be taken into account in the design, losses and effects of the saturation are key points in such structures. This is all the more difficult since inductors are designed handling high-frequency switching and low-frequency fundamental voltage and current components. Manufacturer datasheets [9] are considered to determine the permeability variation, as a function of both dc or low- frequency magnetization and high-frequency induction variation near the current zero crossing (refer to Fig. 6 ). However, new formulations are to be proposed for these curves, in order to still be valid outside the material usual requirements, in order to avoid any computation and convergence errors during the optimization process.
The physical model is used to determine the consecutive inductance variation, shown in Fig. 7 , during a fundamental period in the range of 45-65 Hz, regarding material properties and waveforms on the inductor. This variation is a key point in the design process, since it determines system current ripple, and therefore short circuit behavior, capacitor and semiconductor safe operating area and losses, influencing then their ageing up to possible failure.
The core and copper volume of the inductor are determined during the design, and thus, cost can be obtained, by simply summing copper and magnetic material costs. For the cost optimal solution synthesis, only the bill of material (BoM) is taken into account regarding this full custom component. Knowing that for high-power systems, magnetic components (inductors and transformers) contribute the most to the global cost of the system.
Second particular attention was given to finely determine power losses in the magnetics, both inductors and semiconductors being the main responsible for total system efficiency. Copper losses are computed using the rms current in the inductor and the resistance of the wire. Skin effect is taken into account in the wire diameter selection. The Loss Surface behavioral model [10] , based on measurements on samples of considered magnetic raw materials was developed for the converter optimal synthesis purposes. It permits to accurately calculate total core losses as well as verify the H-B trajectories, shown in Fig. 8 , with respect to the saturation level of used material.
Losses are the key point to chose and design the necessary cooling system with the additional cost included, which has to be evaluated and taken into account. Then, the inductor model was completed by thermal aspect considering heat transfer based on toroidal inductance realization [11] . This particular symmetrical shape permits to consider unidirectional radial heat flux from the center of the core and take into account at least 2-D phenomena with necessary simplification of the resulting analytical description of the model.
The construction of the thermal model with considered heat sources and thermal resistance network to its final simplification is shown in Fig. 9 . Both contact and conduction resistances are taken into account, different for every layer or inductor surface knowing corresponding airflow value and direction. Heat conduction and forced convection are calculated, radiation is not taken into account has only a secondary effect under forced cooling conditions.
For the calculation of the thermal conduction resistance, the inductor geometry has been divided into several elementary elements. Each element can be computed with a simple analytical formula. For dissipative materials (copper, iron, etc.), a current source must be added to account for generated losses.
For convection, several methods can be found in the literature [11] , [12] . In the studied case, the airflow is perpendicular to the tore axis. The two axial surfaces and the radial surface have to be taken into account. Since analytical formulas of [11] and [12] give different results, extensive simulations have been carried out with dedicated software as Fluent or Flotherm and compared to measurements, in order to obtain a database.
The final thermal equivalent circuit of the inductor is finally shown in the bottom of Fig. 9 . Even if the accuracy of such parameters is not complete, it allows avoiding the choice of inductors with an excess of loss density during the optimization. Obviously, the set of parameters can vary from one technology to another, but in this predesign step, typical parameters are sufficient.
C. Semiconductor Model
The goal of this model is to compute the conduction and commutation losses. It uses the well-known switching energies and static voltage drop curve Vce(Ic). All data have been obtained from experimental determination on actual devices and verified with manufacturer datasheets. It should be noted that a very large variation of the switched current up to several times the nominal current may be encountered during the optimization process, due to the wide space of solutions: the model must still be valid at such values, even if the solution will obviously be rejected. Therefore, (4) with large domain validity has been proposed to fit the experimental/datasheet results (see an example in Fig. 10 )
Based on the knowledge of conduction and commutation losses, the conventional losses model would be to sum all switching energies of the PWM waveform, for insulated gate bipolar transistor (IGBT) and diode, and adding conduction losses. However, this way of modeling leads to noncontinuous expressions, since the number of commutation is a discrete number.
The proposed model, shown in Fig. 11 , first replaces the components by an equivalent leg. To avoid accounting for current direction, losses are computed on half a period only. In the proposed equivalent leg, there is no distinction between the active components (IGBT/diode from high or low side). The hypothesis is that there are always one IGBT and one diode in the ON-state. The conduction loss is thus computed using an averaged static characteristic between the IGBT and the diode, and the mean envelope of the load current. For switching losses, it is stated that for each high-frequency period, there is an IGBT turn-on (and the associated diode turn-off), followed by an IGBT turn-off (and diode turn-on), after a duration d(t) · T sw (where d(t) is the duty cycle, and T sw is the switching frequency). IGBT turn-on occurs at minimum current, whereas IGBT turn-off is operated at maximum current. Therefore, for each high-frequency period, switching losses can be expressed with (5), neglecting the diode turn-on losses
Number of semiconductors (N sc) allows accounting for several semiconductors.
The minimum and maximum current envelopes I_ min(t) and I_ max(t) can be expressed as continuous functions, and therefore, the leg switching losses Eswitching becomes also a continuous function of the time, and the total losses can be computed using a simple integral.
The hypothesis for switching losses is not valid when the current crosses zero, due to the natural commutation at zero current, which reverses the role of IGBT and diode, but the error is limited since the current is low, and consequently losses are negligible during this phase.
The comparison between the conventional model and this continuous model exhibits less than 2% error, even for very low switching frequencies.
This losses computation is important to account for all effects of filter design (particularly the inductor) on semiconductor losses. In this paper, we do not use it to select the components. 
D. Peak, Average, and RMS Values
For inductor design and computation of all the different losses (inductor, capacitor, semiconductor conduction losses), there is obviously a need of computing peak, average, and rms currents. These ones depend on the structure of the converter (full bridge or NPC) and also on the proposed control. For all cases, exact continuous expressions have been developed to compute peak and average currents. For rms current, a mathematical approximation allows one to compute accurately the rms value of PWM signal, with a large validity, even for very low switching frequencies, what is usually not the case (Fig. 12) . The principle used to obtain (6) is to compute first the rms current at the time scale of the high-frequency period T sw, and then to do the computation again at the time scale of low-frequency TLF. This leads to a simple integral, which can be computed easily with numerical method in (6) , shown at the bottom of the page.
This method is used to compute the rms current in the inductor, filter capacitor, and also input capacitors. For these latter ones, the inductor average current must first be computed, in order to obtain the capacitor current.
E. Voltage Ripple and THD
Voltage ripple can be easily computed using a first harmonic approximation. For THD on R, L load, an equivalent harmonic scheme has been used. To decrease computation time, the approximation has been made that the weight of all harmonics is located at the switching frequency (Fig. 13) . This approximation has been validated in comparison with results obtained from a simulation in the time domain and FFT, using the Saber software. The accuracy of the result was about 5%.
THD on RCD load is computed by modeling this load with its three first current harmonics, as detailed in (7). 
A. Summary of Optimized Parameters and Constraints
After having described how to achieve the modeling of all components and phenomena involved in the computation of the constraints, the optimization can be set up. The complete computation model is composed of more or less 800 equations, including all the previous models as well as all constraints, either functional or geometrical (for instance, the length of the magnetic core must not be too short, in order to be closed, even for a large core area). They have been implemented in a dedicated design software.
1 Table I shows the list of parameters available for the optimization algorithm. This one was VF13 SQP (Sequential Quadratic Programming) algorithm [13] . In the software used, all programming environment is dedicated to user simplification: the variables are normalized automatically, what is particularly important when dealing with different units, the formal derivatives of the model are generated automatically, and the SQP algorithm is preadjusted to insure a good tradeoff between speed and convergence.
The model evaluation (including the gradient computation) takes only a few seconds, and the convergence is reached after some hundreds of iterations (around 15 min).
In addition to the constraints coming from the requirements (load short circuit capability, THD, voltage drop) all considered constraints are listed hereafter 1) Semiconductor losses are limited to a maximum value. This value can be computed on the basis of a predefined cooling system. The semiconductor references and the number of paralleled devices are fixed during the optimization, depending on the power of the application (which will impose the current rating).
1 [Online] . Available: www.designprocessing.com.
2) All capacitors have limited rms currents, including the dc bus capacitors Ce. The filter design impacts the ripple current, and therefore the rms current in the dc bus. Thus, Ce must also be included in the design parameters (Table I) . 3) Inductor is limited by following constraints.
a) The geometrical shape of the core must be feasible (some geometrical ratio issued from core manufacturers, to avoid too flat core or a too small central hole. . .). b) Maximum induction is imposed, to avoid a too important saturation level. It has been imposed to 250 G. c) Inductor thermal behavior must be acceptable. This part uses both proposed thermal model and losses determination (core and copper losses).
B. Optimization Results
Fig. 14 shows a typical tradeoff curve for a 10-kVA PWM inverter, with a low-permeability material (−40, from [9] ). The cost represents the L-C filter only (BoM), but all losses are included (dc capacitors, semiconductors, filter). It is clear from this figure that to reach a low cost, a low volume of the L-C filter is needed, thus, a higher switching frequency is reached. On the other hand, the losses are higher. This tradeoff curve is very useful for design engineers. It should be noticed that it is not possible to obtain a cheaper filter. Up to 450-W losses (Fig. 14) , decreasing the cost leads to an increase of losses. After this last point, even a loss increase does not allow one to decrease the cost. Indeed, component constraints (particularly thermal aspects of the inductor) impose an increase in passive component size, and therefore the cost starts to increase again. In the same way, it is not possible to obtain less than 310-W losses, even at prohibitive cost, since conduction losses cannot be avoided. Only a change in semiconductor choice may allow better efficiency.
In Fig. 14 , three different points of the optimization are shown: two extremes choices (best cost or best efficiency) and one of the possible other tradeoff. This latter point, obtained on the basis of the requirements of an existing UPS was close to the design results obtained one year ago by the experts of the company. This was a good validation of the work carried out in this paper.
Further case studies have also been achieved, for higher power systems. With the same starting point and the same parameter variation limits, a 100-kVA inverter has been considered. This shows the robustness of the proposed method, since the models and the optimization algorithm where not changed from 10 to 100 kVA. Pareto front of Fig. 15 has been obtained. These results have shown that iron powder for such high power generates excessive costs. Therefore, other technology has been used in the final system. This method can also be used to check different materials. In Fig. 16 , for instance, it is clear that material −2 is better than material −8, and that it is the best choice to reach very low losses. The relative cost of −8 material (relative cost equal to five) is twice than the one of material −2 (equal to 2.7) [9], but it does not bring better performances in this application. On the other hand, material −33 (relative cost 1.6) allows reaching lower cost than material −2, but depredates the efficiency. Material −28 (relative cost 1.9) does not improve the performances.
Another useful indication of the optimization results may be to compare the two structures. An NPC topology has been considered. The component models have been built in such a way that very few modifications have been necessary to change from a half-bridge structure to NPC one. Only the parts relative to the waveforms have been modified. On Fig. 17 , it is clear that from a filter point of view, the NPC structure is far more attractive, regarding losses. This is mainly due to the specific unipolar shape of the voltage imposed to the inductor in this topology, which reduces high-frequency voltage amplitude.
Obviously, the Nsc is higher and this should be included in the complete converter analysis.
IV. CONCLUSION
In this paper, a comprehensive methodology for achieving a predesign of a power converter has been presented. It accounts simultaneously for all parameters of the design: losses, cost, and all constraints which the converter and the components inside are subject to. Unlike previous work which uses conventional models and try to find an optimization algorithm to cope with these discontinuous models, we have proposed to use a gradient algorithm which is more powerful to converge in large constrained spaces. Therefore, all models have to be adapted to this kind of algorithm (derivability). A specific attention has been also paid to the large validity of the models, since the algorithm is able to explore all kind of solutions, and the models must always give a physical answer.
This methodology has been applied to the design of the output filter of a UPS, which is a very constrained element.
The results have been expressed as tradeoff curves, very useful for designers: They can be used for selecting an appropriate design, what usually can only be obtained from experienced engineers. Indeed, any parameter change can lead to a different design, and the space of solution is wide. It is nearly impossible for a human brain to account for all the consequences of any choice during the design, except for a very experienced design engineer. This paper shows that this may be possible in the future, thanks to optimization procedures.
